module fled(clk,led);
input clk;
output led;
reg led;
always @(posedge clk)
begin
	led<=~led;
end
endmodule